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Block QCA Fault-Tolerant Logic Gates
It may become possible to relax manufacturing tolerances in molecular-scale devices.
NASA’s Jet Propulsion Laboratory, Pasadena, California
Suitably patterned arrays (blocks) of
quantum-dot cellular automata (QCA)
have been proposed as fault-tolerant uni-
versal logic gates. These block QCA gates
could be used to realize the potential of
QCA for further miniaturization, reduc-
tion of power consumption, increase in
switching speed, and increased degree
of integration of very-large-scale inte-
grated (VLSI) electronic circuits.
The limitations of conventional VLSI
circuitry, the basic principle of operation
of QCA, and the potential advantages of
QCA-based VLSI circuitry were described
in several NASA Tech Briefs articles, namely
“Implementing Permutation Matrices by
Use of Quantum Dots” (NPO-20801),
Vol. 25, No. 10 (October 2001), page 42;
“Compact Interconnection Networks
Based on Quantum Dots” (NPO-20855)
Vol. 27, No. 1 (January 2003), page 32;
“Bit-Serial Adder Based on Quantum
Dots” (NPO-20869), Vol. 27, No. 1 (Janu-
ary 2003), page 35; and “Hybrid
VLSI/QCA Architecture for Computing
FFTs” (NPO-20923), which follows this ar-
ticle. To recapitulate the principle of op-
eration (greatly oversimplified because of
the limitation on space available for this
article): A quantum-dot cellular automata
contains four quantum dots positioned at
or between the corners of a square cell.
The cell contains two extra mobile elec-
trons that can tunnel (in the quantum-
mechanical sense) between neighboring
dots within the cell. The Coulomb repul-
sion between the two electrons tends to
make them occupy antipodal dots in the
cell. For an isolated cell, there are two en-
ergetically equivalent arrangements (de-
noted polarization states) of the extra
electrons. The cell polarization is used to
encode binary information. Because the
polarization of a nonisolated cell de-
pends on Coulomb-repulsion interac-
tions with neighboring cells, universal
logic gates and binary wires could be con-
structed, in principle, by arraying QCA of
suitable design in suitable patterns.
Heretofore, researchers have recog-
nized two major obstacles to realization of
QCA-based logic gates: One is the need for
(and the difficulty of attaining) operation
of QCA circuitry at room temperature or,
for that matter, at any temperature above a
few Kelvins. It has been theorized that
room-temperature operation could be
made possible by constructing QCA as
molecular-scale devices. However, in ap-
proaching the lower limit of miniaturiza-
tion at the molecular level, it becomes in-
creasingly imperative to overcome the
second major obstacle, which is the need
for (and the difficulty of attaining) high
precision in the alignments of adjacent
QCA in order to ensure the correct inter-
actions among the quantum dots.
The fault-tolerant logic gates that would
be implemented by blocks of QCA accord-
ing to the proposal include majority and
inverter (NOT) gates, which are said to be
universal logic gates because other logic
gates (AND, OR, and NOR) can be imple-
mented as combinations of majority and
inverter gates. The figure depicts exam-
ples of (1) a basic QCA majority gate man-
ufactured with exact positioning of all
QCA, (2) a basic QCA majority gate man-
ufactured with a significant position error,
(3) a block QCA gate manufactured with
exact positioning, and (4) a block QCA
gate manufactured with irregularity of po-
sitions in the QCA array and errors in the
choice of the edge QCAs used for input.
These and other examples were analyzed
by computational simulation, using a pro-
gram developed at the University of Notre
Basic and Block QCA Majority Gates, with and without misalignments, were analyzed by computa-
tional simulation. The results of the analysis showed that, relative to the basic gate, the block gate
would be more tolerant of manufacturing errors.
https://ntrs.nasa.gov/search.jsp?R=20110023778 2019-08-30T18:17:03+00:00Z
10 NASA Tech Briefs, April 2003
Dame, that implements a Hartree-Fock
mathematical model of the physics of a
QCA array. The simulation was performed
for an assumed cell size of 20 nm and
inter-cell distance of 14 nm.
The results of the simulation showed
that for a basic QCA majority gate, an
output error would occur if the errors
in the relative positions of adjacent cells
were to exceed various amounts of the
order of the size of a cell or a significant
fraction thereof (the exact amounts
being different for different cells and
different directions of displacement).
In the case of a molecular implementa-
tion, this would translate to a require-
ment for impractical sub-nanometer
manufacturing tolerances. On the
other hand, the simulation showed that
even with errors as large as those de-
picted for the block majority gate at the
bottom of the figure, there would be no
output error.
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A data-processor architecture that
would incorporate elements of both
conventional very-large-scale inte-
grated (VLSI) circuitry and quantum-
dot cellular automata (QCA) has been
proposed to enable the highly parallel
and systolic computation of fast Fourier
transforms (FFTs). The proposed cir-
cuit would complement the QCA-based
circuits described in several prior NASA
Tech Briefs articles, namely “Implement-
ing Permutation Matrices by Use of
Quantum Dots” (NPO-20801), Vol. 25,
No. 10 (October 2001), page 42; “Com-
pact Interconnection Networks Based
on Quantum Dots” (NPO-20855) Vol.
27, No. 1 (January 2003), page 32; and
“Bit-Serial Adder Based on Quantum
Dots” (NPO-20869), Vol. 27, No. 1 (Jan-
uary 2003), page 35.
The cited prior articles described
the limitations of very-large-scale inte-
grated (VLSI) circuitry and the major
potential advantage afforded by QCA.
To recapitulate: In a VLSI circuit, sig-
nal paths that are required not to in-
teract with each other must not cross
in the same plane. In contrast, for rea-
sons too complex to describe in the
limited space available for this article,
suitably designed and operated QCA-
based signal paths that are required
not to interact with each other can nev-
ertheless be allowed to cross each
other in the same plane without ad-
verse effect. In principle, this charac-
teristic could be exploited to design
compact, coplanar, simple (relative to
VLSI) QCA-based networks to imple-
ment complex, advanced interconnec-
tion schemes.
To enable a meaningful description
of the proposed FFT-processor archi-
tecture, it is necessary to further reca-
pitulate the description of a quantum-
dot cellular automaton from the
first-mentioned prior article: A quan-
tum-dot cellular automaton contains
four quantum dots positioned at or be-
tween the corners of a square cell. The
cell contains two extra mobile electrons
that can tunnel (in the quantum-me-
chanical sense) between neighboring
dots within the cell. The Coulomb re-
pulsion between the two electrons
tends to make them occupy antipodal
dots in the cell. For an isolated cell,
there are two energetically equivalent
arrangements (denoted polarization
states) of the extra electrons. The cell
polarization is used to encode binary
information. Because the polarization
of a nonisolated cell depends on
Coulomb-repulsion interactions with
neighboring cells, universal logic gates
Hybrid VLSI/QCA Architecture for Computing FFTs
Simplification is effected through use of QCA circuitry to permute data.
NASA’s Jet Propulsion Laboratory, Pasadena, California
Figure 1. QCA Are Assembled Into Binary Wires, and the wires are patterned to implement a perfect-
shuffle permutation matrix known as ∏8.
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